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ABSTRACT 
Modeling and Analysis of the Effects of PCB Parasitics on Integrated DC-DC 
Converters 
 
 
Darwin D. Fernandez 
 
 
Load transients are prevalent in every electronic device including semiconductor 
memory, card readers, microprocessors, disc drives, piezoelectric devices, and digitally 
based systems. They are capable of producing voltage stress, introducing noise, and 
degrading device functionality. In order to avoid damage to the device, a feedback 
control loop is implemented with system compensation to regulate the output voltage 
deviations by the converter. Because designing compensation networks can be rather 
complicated, DC-DC converters with integrated feedback control topologies help 
minimize design time and complexity of converter compensation at the expense of design 
flexibility. This thesis widens the limitations of an integrated DC-DC converter with a 
stability optimization technique that utilizes the feedback network to create a phase boost 
centered at the bandwidth of the converter to increase the phase margin and improve its 
transient response. Ideal modeling verifies stability optimization while non-ideal 
modeling that introduces PCB parasitics to the control loop suggest an additional phase 
boost in the feedback network. Experimental data confirms this non-deal model for 
parasitic capacitances higher than calculated. The modified non-ideal model shows more 
accuracy compared to the experimental data which indicates that there may be PCB 
parasitics that is unaccounted for. Modeling the modified non-ideal model to high orders 
may yield more accuracy. This thesis gives both DC-DC converter and PCB layout 
designers insight and considerations into PCB effects on the stability of DC-DC 
converters and the optimization of integrated compensation.  
  
 
 
 
 
 
 
 
 
 
 
 
 
Keywords: PCB parasitics, compensation, feed forward capacitor, phase margin, 
bandwidth, integrated DC-DC converter, load transients 
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Chapter 1 : Introduction 
There is an increasing demand for high performance power systems. They are 
found in applications ranging from high power, high efficiency aerospace and automotive 
systems to very low power efficient systems for consumer and medical applications [1]. 
These high performance power systems depend on several key factors such as efficiency, 
speed, and power management. 
Power management is important because it controls, regulates, and distributes 
power throughout the system. At the heart of the field of power electronics and power 
management is the power supply. Strictly speaking, the power supply is a device used for 
the “conversion of available power of one set of characteristic to another set of 
characteristics to meet specified requirements” [2]. Power supplies enable an electronic 
device to function properly by supplying and controlling its power.  
There are two types of power supplies: linear power supplies and switching power 
supply or switched-mode power supply (SMPS). 
The linear regulator used in linear power supplies as shown in Figure 1.1 can only 
step down an input voltage to produce a lower output voltage by operating a BJT (or 
MOSFET) pass element in its linear mode of operation [3]. The output voltage is 
controlled through the resistor divider, reference, and error amplifier.  
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Figure 1.1: Linear regulator. 
An ideal regulator can supply constant output voltage regardless of variations in 
input voltage, load current, or ambient temperature. The non-ideal linear regulator can 
achieve this result but at the expense of power dissipation on the pass element [4]. This 
reduces the power available at the output. This power loss is undesirable for such 
electronic devices that require high efficiencies.  
An alternative to the linear power supply is the switching mode power supply 
(SMPS). These provide the desired performance through low loss components such as 
capacitors, inductors, transformers, and electronic switches.  
SMPS employs the DC-DC converter that competes with the linear power supply 
in regulating the voltage of an electronic device. There are two common categories of 
DC-DC converters: isolated converters and non-isolated converters. 
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Figure 1.2: Push-pull isolated DC-DC converter. 
Isolated DC-DC converters such as the push-pull converter shown in Figure 1.2 
utilize a high frequency transformer whose secondary is rectified to produce a DC output 
voltage using a passive filter. This configuration has the advantage of producing multiple 
output voltages by adding secondary transformer windings. In addition, there may be 
isolation between system’s input and output for safety considerations [5]. 
Non-isolated DC-DC converters such as the boost converter shown in Figure 1.3 
do not use DC voltage isolation between the input and the output. The vast majority of 
applications do not require DC isolation between input and output voltages [5]. There are 
3 commonly used non-isolated DC-DC converters: 
1) Buck: Output voltage is less than the input voltage. 
2) Boost: Output voltage is greater than the input voltage. 
3) Buck-Boost: Output voltage can be greater or less than the input voltage 
depending on the duty cycle. 
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Figure 1.3: Non-isolated Boost DC-DC converter. 
While linear regulators are desirable for its low noise, low cost, small size and 
ease of design, they can have low efficiencies, high thermal dissipation, and are limited to 
an output voltage less than its input. In comparison, DC-DC converters exhibit EMI 
(Electromagnetic Interference), have higher complexity, may have high cost due to added 
components, larger solution size with the benefits of high efficiencies, low heat 
dissipation, and the ability to step up, step down, or invert its output characteristics [5]. 
Table 1-1 details the comparison between the linear and switch-mode regulators. 
 
Table 1-1: Benefits and drawbacks to linear and switching regulators 
 Linear Regulator Switching Regulator 
Function Only step down Step down, Step up, Inverts 
Efficiency Low to Medium 
High if Vin~Vout 
High 
Heat 
Consumption 
High 
Low if Vin~Vout 
Low for power < 10W 
Complexity Low 
Requires regulator  
and capacitor 
Medium to High 
Requires inductor, diode, capacitors, controller, 
switches 
Size Small to Medium 
High with heat sink  
Small to High 
 
Cost Low Medium to High 
Ripple/Noise Low 
Good noise rejection 
Medium to High 
Due to switching 
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Figure 1.4: Buck Converter 
The topology implemented in this thesis is the buck converter as shown in Figure 
1.4. The buck converter is the most widely used DC-DC converter topology in power 
management because of its simple design and need for low output voltages in portable 
devices [6]. The power stage consists of a switch, diode, and passive filter. These 
combine to convert an applied input voltage to a lower output voltage. Using these 
nondissipative elements allows the transfer of energy with high efficiencies of around 
90% for low power applications [7]. 
Buck converters have received great attention in low power, low voltage DC-DC 
converter applications in recent years for their ability in adapting to high functioning 
portable devices. The portable electronics industry has evolved in performance such as 
increased battery lifetime, smaller solution sizes, cheaper products, brighter, full-color 
displays, and increase in talk time in cellular phones. Highly efficient conversion 
techniques are important in achieving these consumer demands. [8] 
Another application for the buck converter is in the energy sector. Energy plays 
an indispensable role in modern society. As the world becomes less reliant on fossil fuels, 
coal, and natural gas, and more conscious of renewable energy sources such as solar, 
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wind, geothermal, biomass, and hydropower [9], it is the converter that plays some role in 
transforming these natural sources of energy into power for our homes, businesses, and 
transport [9]. Applications such as maximum power point tracking (MPPT) in 
photovoltaic systems [10] and piezoelectric energy harvesting systems [11] utilize the 
buck topology to implement their renewable designs.  
Yet another application for the buck converter is in microprocessors. As the 
number of transistors in microprocessors increases per Moore’s Law their power 
requirement increases accordingly. The output current requirements for microprocessors 
are rising while output voltage requirements are falling [12]. Next-generation high 
performance microprocessors may require 40 to 80 watts of power for the CPU alone 
[13] while the supply voltage decreases as microprocessors move to smaller process sizes 
[14]. Buck converters are ideally suited for microprocessor power applications by taking 
its high input voltage and low current and converting that power to a low output voltage 
and high current. Particularly, a multiphase interleaving buck converter shows promise in 
addressing this issue [12].  
  
7 
 
Chapter 2 : Thesis Overview 
2.1 Converter Stability and Transient Response 
Buck converter performance is not limited to parameters of efficiency, heat 
management, complexity, solution size, and cost. Central to the overall performance of 
the buck converter is the feedback control system. The control system continuously 
adjusts the power conversion to maintain a constant output voltage as the demand for 
power changes depending on the load requirements. The stability of a system relates to its 
ability to respond to inputs or disturbances. The output voltage deviation in response to a 
change in load is the converter’s load transient [15].  
 
 
Figure 2.1: Buck converter output voltage response to a load step. 
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A buck converter that regulates an output voltage (unless affected by an external 
action) and returns to a constant voltage when the external action is removed can be 
considered to be stable. Figure 2.1 shows the stability of a buck converter during a load 
step which represents a load transient. The output voltage eventually regulates back to 
nominal DC voltage. 
Load transients are prevalent in every electronic device including semiconductor 
memory, card readers, microprocessors, disc drives, piezoelectric devices, and digitally 
based systems [16] because of their dynamic load changes due to device responses such 
as sensors and user interface. Ideally, a converter is invariant to load transients; however, 
in practice, they are susceptible to variations and must rely on a fast response of the 
converter in order to stabilize the output. 
Fast response of DC-DC converters are critical in device protection. Load 
transients are capable of producing voltage stress from overshoots, disrupting sensitive 
equipment, introducing noise to the system, compromising the protection of the power 
system, and degrading device functionality [15]. This can be a serious issue for medical, 
military, telecom, and computing applications. 
 
2.2 Integrated Buck Converters 
Consumer demand for new technologies causes industry to push power supply 
designers for fast-paced design schedules. This becomes more and more difficult to 
accomplish as the complexity of power supplies grow. IC manufacturers help overcome 
these issues by making power supply design quicker and easier for the designer by 
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providing power supply parts with integrated FETs, controller, and internal 
compensation. 
A typical design procedure for a discrete buck converter shown in Figure 2.2 
involves choosing a DC-DC IC controller, choosing a switching frequency, calculating 
and selecting the output inductor, the output capacitor, and a switch(s) that meet 
specifications. Afterwards, the power supply’s controller compensation must be designed 
by calculating the power stage frequency response, choosing a desired bandwidth and 
margins, calculating the required error amplifier gain, and calculating the correct poles 
and zeros for the compensation network. Taking into account power supply protection 
and design optimization/iteration, the design process can quickly become prolonged and 
complicated. 
Alternatively, the design procedure for an integrated buck converter shown in 
Figure 2.3 involves choosing an IC that meets input voltage, output voltage, and output 
current requirements, and selecting the external output inductor and capacitor from a list 
of recommended components in the datasheet.  
Figure 2.2: Circuit schematic for designing a discrete buck converter [17]. 
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Figure 2.3: Circuit schematic for designing an integrated buck converter [17]. 
In addition to a reduction in design time and circuit complexity, integrated power 
supplies offer benefits in cost and solution size. An integrated design requires fewer 
external components which decrease the cost of purchasing parts, manufacturing, testing, 
and man-hours. Also, an integrated design requires fewer interconnections and allows for 
a smaller footprint in an overall system. 
Despite its benefits over discrete design, the integrated design approach suffers 
from several drawbacks. For example, the use of discrete components gives the designer 
full control over all aspects of the power supply and the freedom to optimize the system 
for size, efficiency, and transient response. This design flexibility is not realized in 
integrated converters due to its set frequency, recommended external components, and 
fixed internal compensation. As a result, choosing components outside the recommended 
data sheet range can lead to an unstable design. In most cases, choosing the 
recommended component values for an internally compensated power supply provides an 
acceptable solution. However, there are times when the designer may need to optimize 
the design. With an integrated buck converter, the compensation and switches are 
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inherent to the IC strictly leaving the output filter and resistor divider networks as 
external components. Even with this restriction, the savvy power supply designer can 
stray from the recommended component values in an attempt to optimize critical system 
parameters such as transient response, size, and efficiency [17]. The key to 
accomplishing this safely is to understand the limitations and implications of the choices 
which will be discussed in later chapters.  
Another important aspect of converter design is the printed circuit board (PCB) 
layout considerations. Designers are familiar with how to use ICs and passive 
components in implementing a design. However, the printed circuit board for which the 
circuit will be placed on is an additional circuit component that must be considered for a 
successful design. Printed circuit board effects are common in high-speed analog circuits 
and audio design [18].  
For the case of high frequency DC-DC converters, lay out is crucial for its proper 
operation. PCB parasitic components create havoc with converter design and cause 
degradation in efficiency, high ripple, current spikes, electromagnetic interference, and 
instability [slup224]. Techniques to minimize the impact of parasitic inductances, 
capacitances, and trace resistance must be implemented. 
A great deal of research has been conducted on calculating, measuring, and 
observing the effects of PCB parasitics on efficiency, signal integrity, and EMI of switch 
mode power supplies. However, there is an insufficient amount of information relating 
power supply stability and PCB parasitics (other than highly generalized board layout 
considerations for minimizing these parasitics). In addition, there are many circuit 
simulation packages that determine the general performance of a switching power supply. 
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However, a common mistake is for engineers to oversee “real” circuit performance and 
assume that the supply will perform comparably to the simulation model where parasitic 
effects usually go unaccounted for. 
In most cases, adhering to the data sheet’s board layout considerations and 
recommended components for integrated DC-DC converters will lead to a functional and 
stable power supply. However, optimizing the tradeoffs between efficiency, solution size, 
and cost may lead to component values not suggested in the datasheet. In this case, 
stability of the converter may be compromised. 
This thesis will examine PCB parasitics as the limiting factor for integrated DC-
DC converter optimization by modeling the control system of an integrated buck 
converter, the TPS62120, along with calculated PCB parasitic components and assessing 
its effect on the converter’s stability. In addition, this thesis will implement a hardware 
method to improve the stability of an integrated buck converter outside of its 
recommended ratings using only the external components. The frequency response of the 
converter together with the PCB parasitics will then be measured to evaluate the 
converter’s stability. The data taken will be compared to the model to evaluate its 
accuracy. This will be useful for both PCB layout and DC-DC converter designers in 
implementing their designs and considering the limitations that may affect both converter 
stability and performance. 
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Chapter 3 : Background 
This chapter discusses what is currently present in literature and research relating 
to PCB layout parasitics and DC-DC converter performance. The research investigated in 
this thesis relates to the PCB parasitic effects on DC-DC converter stability. Exploration 
into this topic has yielded practical design considerations and circuit simulations have 
generated accurate waveforms. However, modeling of the converter’s control system will 
produce a more calculated and accurate understanding of how the PCB parasitics effects 
the converter’s stability. 
 
3.1 PCB Layout Design Considerations 
Any effect caused by the PCB itself should be minimized such that the operation 
of the converter will be the same as the performance of the design or simulation. For this 
reason, datasheets contain general design rules for converter layout and component 
placement [20]. More detailed literature on PCB design considerations that may affect 
converter operation such as PCB material, number of layers, trace angles, humidity, dust, 
and flux residue can also be useful to the designer [14], [21], [22], [23]. Furthermore, 
there is literature specific to mitigating performance issues of PCB layout such as 
grounding, trace antennas, current and voltage spikes, radiated and conducted noise, 
mutual inductance, and dielectric absorption on general analog circuit designs [5008249, 
slyt166, high frequency implications for DC-DC converters]. Lastly, stability and 
transient response considerations are discussed briefly in literature. Datasheets describe 
designing the converter with additional phase to the desired phase margin to account for 
possible decreases in stability due to board parasitics [datasheet62120]. In addition, 
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general PCB design literature suggest component placement, specifically, the output 
capacitor, to be placed as close as possible to the load in order for the capacitor to supply 
all the transient current.  
These highly general design guidelines, illustrated in Table 3-1, are the bare 
minimum considerations when building a converter and serve as “rules of thumb” on a 
PCB to yield a decent design. Therefore, in order to fully optimize design, one must 
obtain a more accurate understanding of parasitics. 
Table 3-1: Design Considerations of PCB Layout [23]. 
 Culprit Approach 
Functionality Parasitic L 
Parasitic R 
• Reduce parasitic inductances in fast-switching current paths to suppress 
unwanted Ldi/dt voltage drops. 
• Reduce parasitic resistances in high-current paths to eliminate unwanted RI 
voltage drops. 
• Priority is with fast-switching connections since Ldi/dt dominates if switching 
frequency is high. 
• Place power components as close as possible to each other. 
• Reduce the parasitic inductances and resistances by routing them as short and 
wide as possible. 
Efficiency Parasitic R • Reduce parasitic resistances in high-current paths. 
• Place power components as close as possible to each other to reduce the length 
of connections. Route their connections as wide as possible. 
DC Accuracy Parasitic R • Connect the controller IC output voltage sense and analog ground pins as close 
as possible to the load. 
• Place the output capacitor as close as possible to the load to suppress the 
parasitic resistances between load and output capacitor. As a result, the AC 
ripple is reduces. 
Transient 
Accuracy 
Parasitic L 
Parasitic R 
• Reduce the parasitic resistance and inductance between output capacitor and the 
load to reduce voltage drops across parasitic inductors and resistors at load 
transients. 
Switching  
Noise  
Injection 
 
• Route sensitive connections connected to high impedance nodes as short as 
possible. 
• Route them as far as possible from noisy signals to reduce capacitor coupling to 
noisy signals. 
• The trace that connects the sensed output voltage from feedback resistors to the 
input of the controller effort amplifier is the sensitive connection in switching 
regulators. 
EMI  • Route fast-switching connections as short as possible. 
• Route return paths of fast switching connections close to their forward paths. 
• Priority is with routing connections that their currents change suddenly (fast-
switching currents). 
• Fill empty spaces with ground plane. 
Test and 
Measurement 
 
• Beware of ground place changes because of connecting test and measurement 
instruments to the converter circuitry. Avoid ground loops by: 
 Floating supplies and loads 
 An isolated oscilloscope 
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3.2 Parasitic Components in DC-DC Converters  
The design considerations discussed in the previous section serve only to 
minimize PCB parasitics meaning that they are nevertheless present in a system. PCB 
resonance effects may lead to additional signal delay, signal reflections, parasitic 
electromagnetic propagation, signal distortions, crosstalk, and EMI problems [24]. 
Because of this, a great deal of research has been conducted in calculating or simulating 
an accurate model of stray capacitances, inductances, and resistances from PCB layout 
design such as package leads, excess trace lengths, pad-to-ground, pad-to-power-place, 
pad-to-trace capacitances, and interactions with via connections.  
One approach in calculating an accurate model for inductance, capacitance, and 
resistance is by directly measuring PCB trace or via lengths and pairing them with board 
component electrical properties as discussed in [25], [26], and [27] shown in Figure 3.1. 
This method only assumes rectangular trace geometries; otherwise, conformal mapping 
calculations using the Schwarz-Cristoffel transformation must be implemented to convert 
polygonal traces to effective rectangular traces [28]. 
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Figure 3.1: Dimensions of typical PCB components and their calculated parasitic contributions [25]. 
A second approach is to utilize electromagnetic simulation software such as IE3D, 
Maxwell Q3D, and SABER capable of determining EM interactions on systems. Traces 
can be created and simulated values can be used as an accurate lumped parasitic model 
[28], [29], [30]. 
As for diagnosing a fabricated PCB for parasitic components, in some cases it 
involves direct measurements using an LCR meter or network analyzer. However, this 
can prove to be expensive and not typical equipment in a power electronics laboratory. 
An easy method for measuring parasitic components in a PCB design can be 
implemented by using simple electronics equipment such as a standard oscilloscope and a 
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low frequency waveform generator. This technique involves injecting a triangular 
waveform at high frequencies through a trace, extracting its inductive and capacitive 
properties through the oscilloscope, and calculating the parasitic component values [31]. 
One major reason for measuring board parasitic is Electromagnetic Interference 
(EMI). Electromagnetic interference regulation is exceedingly strict for device operation 
because it degrades the performance of the device and any nearby electronic systems 
around it. EMI is strongly associated with parasitic components in power electronics 
PCBs. One of the major challenges is accurately predicting the levels of the 
electromagnetic interference. To achieve this, precise models of all components of the 
converter must be used which depends on geometrical structures of the system [30]. The 
literatures show very accurate forecasting of EMI [29], [28]. As a result, methods for 
improving EMI performance of converters through parasitic reduction have been 
developed and are effective in optimizing device performance [32]. 
Besides EMI, parasitic on DC-DC converters may have severe effects on stability. 
A good example may be observed from DC-DC converters for microprocessors. New 
generation microprocessors require a tight regulation of the output voltage at typically 
+5% or better [33]. Voltage deviations as shown in Figure 3.2 represent a major problem 
for large load changes that are usually encountered in DC-DC converters. Parasitic 
impedance of the power supply connection to the load has a major effect on the power 
supply voltage. If the impedance is high enough, the supply voltage may fall out of the 
required range during the transients.  
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Figure 3.2: Voltage deviation during a load transient for a microprocessor [33]. 
To alleviate this problem, decoupling capacitors are connected across the 
microprocessor. However, no matter how close the power supply is placed to the load a 
certain amount of interconnect parasitics is always present and the amount of the 
decoupling capacitance is limited by the available space. Research has been done 
observing the voltage deviation and determining how much parasitic inductance can be 
tolerated for a given amount of decoupling capacitance and a 5% regulation during 
various slew rated load transients [33]. Verification of this system was carried through 
SPICE simulation and the results of this study are shown in Table 3-2. For example, a 
microprocessor rated for 1.2V must have a decoupling capacitor of at least 1uF in order 
to regulate the voltage within 5%. 
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Table 3-2: Estimated parasitic inductances for various decoupling capacitances and current slew rates [33]. 
 
In order to properly model these parasitics on converters stability accurately, there needs 
to be an understanding on how the converter reaches stability based on the control design. 
 
3.3 DC-DC Buck Converter Control Design Considerations 
Various control techniques can be implemented in a DC-DC converter design to 
regulate the output voltage. It is important to note that there is no single control method 
which is optimum for all applications. There are typically three control techniques each 
with their advantages and disadvantages: 
• Voltage-Mode Control 
• Current-Mode Control 
• Hysteretic Control 
 
Typical voltage-mode design as shown in Figure 3.3 is that there is a single 
voltage feedback path. Pulse width modulation is performed by comparing the voltage 
error signal with a constant ramp waveform.  
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Figure 3.3: Voltage-mode topology and corresponding waveforms [2] 
 
The advantages of voltage-mode control are the following [34]:  
• A single feedback loop is easier to design and analyze.  
• A large-amplitude ramp waveform provides good noise margin for a stable 
modulation process.  
• A low-impedance power output provides better cross-regulation for multiple 
output supplies.  
 
Voltage-mode’s disadvantages are the following [34]:  
• Slow response. Any change in the line or load must first be sensed as an 
output change and then corrected by the feedback loop.  
• Added compensation circuitry. 
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Typical current-mode control as shown in Figure 3.4 uses the oscillator only as a 
fixed-frequency clock and the ramp waveform is replaced with a signal derived from the 
inductor current. 
 
 
Figure 3.4: Current-mode topology and corresponding waveforms [2]. 
The advantages of current-mode control are the following [34]: 
• Fast line voltage response due to inductor current rise related to Vin-Vo. This 
eliminates both the delayed response and gain variation with changes in input 
voltage.  
• Inherent current limiting pulse-by-pulse by clamping the command from the error 
amplifier.  
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The disadvantages of current-mode control are the following [34]: 
• Two feedback loops make circuit analysis more difficult.  
• The control loop becomes unstable at duty cycles above 50% unless slope 
compensation is added.  
• Noise from the power stage can flow into the control loop.  
• Load regulation is worse due to the control loop forcing a current drive. 
 
Hysteretic control, also called bang-bang control or ripple regulator control, shown in 
Figure 3.5 maintains the output voltage within the hysteresis band centered about the 
internal reference voltage. If the output voltage is at or below the level of the reference 
minus one-half of the hysteresis band, the switch turns on causing the output voltage to 
increase. When the output voltage reaches or exceeds the reference plus one-half of the 
hysteresis band, the switch turns on causing the output voltage to decrease. This 
hysteretic method of control keeps the output voltage within the hysteresis band around 
the reference voltage.  
The advantages of hysteretic control are the following [13]: 
• Fastest response to load changes. 
• Simple control design. 
• No complicated loop compensation. 
 
The disadvantages of hysteretic control are the following [13]: 
• Variable switching frequency 
• Requires some output ripple 
• Sensitive to output noise 
• Circuit delays limit maximum frequency 
• Need protection against magnetic saturation 
 
 Figure 3.5: Hysteretic control topology and corresponding waveforms [
 
Evidently, the choice of control topology is ultimately up to the designer and it 
changes from application to application. However, considerations for an optimum control 
scheme include output voltage ripple, dynamic response, input voltage variations, load 
sharing, cost, and noise [34
discuss voltage-mode compensation control in the next chapter.
 
 
 
 
2
]. For design analysis and conceptual understanding, we will 
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Chapter 4 : Voltage-Mode Control Analysis 
4.1 Output Voltage Transient Response and Converter Frequency Response 
For DC-DC converters, a sufficient measurement of stability may be obtained by 
observing the output voltage from a step response. Figure 4.1 shows an example of a step 
response introduce on the output current while stability is being observed on the output 
voltage.  
 
 
Figure 4.1 Converter response to a load transient. 
 
Measurements such as percent overshoot, percent undershoot, and settling time in 
seconds help quantify this stability. An alternative measurement of stability relating to 
the transient response is the loop frequency response of the converter as shown in Figure 
4.2. Measurements such as phase margin and crossover frequency help quantify attributes 
in the transient response such as overshoot and settling time.  
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Figure 4.2: Converter frequency response and its relation to the transient response [35]. The highest deviation to 
steady state corresponds to the lowest phase margin φ. 
 
Figure 4.3 demonstrates the frequency response of the converter whose transient 
response is shown in Figure 4.2. The crossover frequency is measured to be 52kHz at 20 
degrees of phase margin while the transient response displays an oscillating frequency of 
50kHz with a fairly prominent overshoot. 
Measurements such as percent overshoot, percent undershoot, and settling time in 
seconds help quantify this stability. An alternative measurement of stability relating to 
the transient response is the loop frequency response of the converter as shown in Figure 
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4.2. Measurements such as phase margin and crossover frequency help quantify attributes 
in the transient response such as overshoot and settling time.  
 
Figure 4.3: Converter frequency response of the converter used in Figure 4.1. 
 
4.2 Converter Frequency Response Voltage-Mode Derivation 
Synchronous and non-synchronous buck converters have three basic blocks that 
contribute to the closed loop system as shown in Figure 4.4 along with its corresponding 
circuit diagram for voltage mode control. The block is the modulator block which 
consists of the PWM circuitry to drive the switches at a certain duty cycle to control 
power transfer. The next block is the output filter that stores the energy to be transferred 
to the output. Finally, the compensation network contains the error amplifier for 
producing the nominal output voltage. 
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(a) 
 
(b) 
Figure 4.4: (a) A closed loop voltage-mode buck converter block diagram and (b) its corresponding circuit 
diagram. 
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The closed loop transfer function of the system shown as the block diagram in Figure 
4.4(a) is  
!"!#$%&'(   )*+#),$-   %*.
&'(-/0#$,&'(1  %*.&'(-/0#$,&'(1*%2$3!4#*,&'(                          &4 6 1( 
!"!#$%&'(   %*.&'(-/0#$,&'(1  0**2&'(                                                                                 &4 6 2( 
 
 The denominator of the system transfer function, 1 + Hloop (s), is the 
characteristic equation of the system, and Hloop (s) is the loop gain (the gain of the loop 
consisting of the modulator, filter, and compensator). By inspection, it is clear that if -
Hloop (s) = 1, the transfer function of the system, Hloop (s) will become infinite and would 
be an unstable system. Because of the relative complexity of a typical buck converter, the 
most convenient way to analyze stability is by the use of graphical methods such as bode 
plots. 
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Figure 4.5: The voltage-mode modulator and its functional waveforms. 
 
As previously mentioned, the modulator block consists of a voltage comparator 
and a sawtooth generator. These blocks are combined to produce the desired result as 
shown in Figure 4.5. As the control voltage increases, the duty cycle of the output 
increases as well. When the control voltage equals (or is greater than) the peak voltage of 
the ramp signal, the output is continuously high. Conversely, if the control voltage is 
below the minimum of the ramp voltage, the output of the comparator is continuously 
low. The modulator’s output is a rectangle wave. This rectangle is averaged by the output 
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filter and applied to the load as a dc voltage. The dc voltage is therefore the average of 
the rectangular pulse waveform, or 
)*+#   17 8 9%*.&:(:   1: 8 )/3:                                                                    &4 6 3(
#;<
=
>
=  
)*+#   )/3:*3:*3  :*--   )/3?                                                                                           &4 6 4( 
 
In terms of the transfer function of the modulator, this is defined as the averaged 
value of the pulse train output divided by the control voltage input, or 
%*.   @)*+#@)$,,*,                                                                                                              &4 6 5( 
 
This refers to the change in output voltage as a result of a change in the control 
voltage. Remembering that the control voltage is bounded by the ramp voltage (which is 
considered a part of the modulator), and including the fact that the range of Vout is 0V to 
Vin, the previous equation becomes: 
%*.   )*+#)$,,*,   )$,,*, A)/3 )$,,*,)*!1 B   )/3)*!1                                                     &4 6 6( 
 
This is the gain of the modulator. On a bode plot, Hmod is a constant gain and it 
causes no phase shift. 
 
The modulator provides a pulse train, bounded by the input voltage, whose duty 
cycle is determined by an applied control voltage. The non-ideal output filter shown in 
Figure 4.6 performs the averaging function that converts this pulse train into the output 
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voltage of the converter. This filter operates as a low-pass filter in the frequency domain, 
suppressing the ac components of the modulator’s pulse train. It is a simple second-order 
L-C section, terminated by the load resistance. Therefore, the load resistance is a critical 
component of the filter. It must be known in order to predict the filter’s performance, the 
loop response, and the stability of the converter.  
 
Figure 4.6 Output low-pass filter of the buck converter. 
 
It is important to include the DC resistance (DCR) of the output inductor and the 
total equivalent series resistance (ESR) of the output capacitor. The transfer function can 
be easily derived and is therefore expressed as 
-/0#$,&'(
  1  *+#DEF'1  GHF0*4.  I *+#0*4.  DEF*+#  GHF*+#  GHFDEF*+#0*4. J '  I0*4.  DEF0*4. J *+#*+#'
    
&4 6 7( 
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For the same closed loop system shown in Figure 4.4, we could obtain the open 
loop frequency response by breaking the feedback path from Vout to compensator. The 
open loop frequency response consists of the modulator and the output filter as shown in 
Figure 4.7. The open loop transfer function is the combination of the modulator and 
output filter transfer functions expressed as 
 
*2$3&'(   %*.&'(-/0#$,&'(                                                                                    &4 6 8( 
*2$3&'(   )/3)*!1 1  'DEF*+#1  '&DEF  GHF(*+#  '*+#*+#                                       &4 6 9( 
 
 
Figure 4.7: Open loop buck converter. 
 
The open loop transfer function can be graphed as the bode plot shown in Figure 
4.8. Before the roll-off, the open loop gain is that of the modulator until the frequency at 
which the LC filter resonates. This pole frequency is 
NOH   12P*+#*+#                                                                                                         &4 6 10( 
33 
 
After which, the gain rolls-off at 40 dB/dec because it is a second order filter. A zero 
occurs at  
NDEF   12PDEF*+#                                                                                           &4 6 11( 
 
This increases the roll-off by 20 dB/dec because the Cout-RESR pair is first order. 
 
 
Figure 4.8: Open loop frequency response of a buck converter. 
 
Looking at the open loop response, we can see that the output filter causes a 
dominant pole to the system. This means low phase such that it will cause stability issues 
in the converter.   Closing the control loop allows the converter to adjust to load 
perturbations or changes in the input voltage which may adversely affect the output by 
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comparing the output voltage to a voltage reference. The error is amplified and that error 
is applied to the modulator as its control voltage input. As the output voltage approaches 
the reference voltage, the error produced becomes small, and the system reaches 
equilibrium. How the system reaches the equilibrium state depends on the compensation 
scheme of the feedback loop. 
 
 
Figure 4.9: General Compensation Network 
 
Generally, the compensation circuit is an output voltage feedback sense divider 
and a negative feedback amplifier as shown in Figure 4.9. Three different types of error-
amplifier responses, shown in Fig. 4.10, are commonly used to compensate power 
supplies: Type 1, Type 2, and Type 3 [17]. As one can imagine, the compensation serves 
to manipulate the open loop response to higher gains and phases. Stability usually 
increases are a designer goes to a higher type of compensation. 
 Figure 4
 
 
 
.10: Typical voltage-mode compensation networks [17]. 
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For integrated DC-DC converters and for application to this thesis, Type 2 
compensation will be analyzed. This is because it is easier to observe the benefits of the 
proposed stability optimization technique that is proposed in the following chapter.  
The transfer function for Type 2 compensation in Figure 4.9 can be expressed as  
#"2$   1QR
'  1' I'  R  R J
                                                                 &4 6 12( 
 
As discussed in Equation 4-2, the converter becomes unstable when the 
denominator 1 + Hloop(s) is zero. Therefore, we must analyze the frequency response in 
the following condition: 
60**2&'(  1                                                                                               &4 6 13( 
20ST I60**2&'(J  0 U                                                                        &4 6 14( 
20STV6%*.-/0#$,#"2$W  0 U                                                      &4 6 15( 
 
Figure 4.11 shows the closed loop frequency response of the buck converter using 
Type II compensation. The crossover or bandwidth is the frequency at which the gain is 0 
dB and relates to the oscillation frequency during a transient response and the phase 
margin is the phase in degrees where the gain is 0 dB.  
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Figure 4.11: Closed loop converter frequency response using Type 2 compensation. 
 
Poles and zeros of the system must be adjusted to allow for the designers desired 
bandwidth and phase margin. The following criteria show the characteristics for 
controlling the converter [6]: 
• Nyquist sampling theorem limits. 
 The loop bandwidth must be ≤ 0.5 x the switching frequency (Fs). 
• Small signal stability. 
Crossover frequency: The control loop bandwidth should be ≤ 0.3 x Fs [36]. 
Phase margin: 45°- 60° is recommended.  
 Less than 45° can give a “ringing” response to disturbances, but it is actually 
faster transient response. 
 More than 45° slows settling time, but provides more damping.  
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These design considerations and knowledge of pole/zero placement is important 
to understanding the limitations of integrated DC-DC converters, stability optimization, 
and pole/zero effects of PCB parasitics. The next chapter will describe stability 
optimization and the chapter after this will introduce possible effects of PCB parasitic. 
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Chapter 5 : Device Introduction and Optimization 
 
5.1 TPS62120 Buck Converter 
The TPS62120 is a synchronous step-down buck converter capable of supporting 
low power applications such as low power RF, ultra low power microprocessors, energy 
harvesting, and industrial measuring because of its wide operating input range [20]. In 
addition, the TPS62120 has an integrated modulator and control/compensation design to 
ensure fewer external components. Figure 5.1 shows a typical design application using 
the TPS62120. 
 
Figure 5.1: Typical circuit application of the TPS62120 [20]. 
 
A new control topology that is used to regulate the TPS62120 is called Direct 
Control with Seamless Transition to Power Save Mode (DCS-Control). This topology 
combines the advantages of hysteretic, voltage mode, and current mode control. 
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Figure 5.2: Block diagram for regulating output voltage. 
 
Because the device is internally compensated, the converter design is limited to an 
effective range of output filter and feedback feedback network components to ensure 
converter stability. As described in the TPS62120 datasheet, the device is optimized to 
operate for an output filter of L=22uH and C=4.7uF. However, if design permits, the 
device may operate with an output filter range of 10uH-33uH and 1uF-33uF. Depending 
on the application the inductor and capacitor may increase or decrease to account for 
converter layout size, efficiency, or ripple. Increasing the corner frequency of the output 
filter will increase the bandwidth of the converter for a faster transient response and 
decreasing the corner frequency of the output filter will decrease the bandwidth of 
converter for a slower transient response. Either way, a corner frequency outside the 
recommended range may yield a phase margin lower than 45 deg.  
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Figure 5.3: Bode plot of output filter 
 
The Figure 5.3 shows that the internal DCS-Control is centered around a 
bandwidth of approximately 25 kHz. The feedback network sets the output voltage with 
R1 and R2, and adds additional gain and phase to the feedback loop of the system at 25 
kHz by use of the feed forward capacitor Cff in parallel with R1 as shown in Figure 5.4. 
The datasheet therefore suggests feedback network values for different output voltages as 
shown in Table 5-1. 
Table 5-1 Table from datasheet of recommended values. 
Voltage Setting [V] 3.06 3.29 2.00 1.80 1.20 5.00 
R1 [kΩ] 510 560 360 300 180 430 
R2 [kΩ] 180 180 240 240 360 82 
Cff [pF] 15 22 22 22 27 15 
 
  
 
The strict range of values in the external components for the TPS62120 suggests 
that the DCS-Control yields the most phase at 25kHz to obtain an operating and stable 
buck converter; values outside of the recommended range may compromise its 
performance. This thesis suggests a procedure for operating the TPS62120 out of the 
datasheet’s recommended component values and optimizing the stability using only the 
external components. Even though this may not obtain the most stable converter, it will 
be optimized to meet the minimum stability requirements suitable for a converter. 
 
 
Figure 5.4: Bode plot of feedback network. 
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5.2 Stability Optimization 
Stability optimization involves designing extra phase in the feedback network 
situated at the bandwidth of the converter set by the output filter. This is done by utilizing 
a feed forward capacitor as in Figure 6.1 but will be used differently than in typical 
design in that the poles and zeros will be placed near the bandwidth of the converter 
instead of the recommended corner frequency of the output filter [37]. 
The transfer function of the feedback network in Figure 5.1. is  
-$$.X41Y&'(   )-X)*+#   1  '--Q1  Q  '--Q
                                                 &5 6 1( 
where the poles and zeros are 
NZ   12PQ--                                                                                                     &5 6 2( 
N2   12P-- QQ  
                                                                                         &5 6 3( 
  
From the bode plot shown in Figure 5.4 peak of the phase boost occurs at the 
geometric mean of the zero and pole. Therefore, 
N[$*%$#,/1   \NZN2                                                                                            &5 6 4( 
  
The peak of the phase boost must be placed at the bandwidth of the converter that 
does not yet incorporate the feed forward capacitor. Therefore, 
N3* 1--   \NZN2                                                                                                  &5 6 5( 
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Solving for Cff, 
--;bcdedfgh   12PN3* 1-- ] 1Q A 1Q  1B                                                        &5 6 7( 
  
This is the optimized feed forward capacitor, in conjunction with the resistor 
divider that will yield the most phase for an output filter that strays from the datasheet’s 
recommended values of the output filter.  
 
5.3 TPS62120 Operating Parameters 
The TPS62120 will be modeled and tested under the following conditions in order 
to fully exhibit its capabilities. 
  Vin = 12V 
  Io = 75mA (Full Load) 
  Vout = 1.8V 
 
The 12 volt input utilizes the converters wide input range. Operating at full load 
will allow modeling for a transient that spans the bandwidth of the converter. The 1.8 volt 
output is typical for low voltage applications and battery technology [38]. 
Now that the optimum feed forward capacitor is derived, modeling will show 
whether this will help the stability in integrated DC-DC converter external components 
not recommended by its datasheet. 
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Chapter 6 : System Modeling 
System modeling and analysis was implemented using MathCAD after the 
frequency response of the DCS-Control topology were derived similar to the method 
described in Chapter 4. 
 
6.1 Ideal Modeling of the TPS62120 Stability Optimization 
Figure 6.1 shows the ideal bode plot model of the TPS62120 operating at the 
parameters described at the end of Chapter 5. The red line represents the total closed loop 
frequency response while the blue and orange represent the output filter and feedback 
network respectively. The bold line is the gain and the thin line is the phase of each 
individual bode plot. 
The external components are within the range that the datasheet suggests: 
  Lo = 18uH 
  Co = 4.7uF 
  R1 = 300kOhms 
  R2 = 240kOhms 
  Cff = 22pF 
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Figure 6.1 Ideal frequency response of the total system (red), output filter (blue), and feedback network 
(orange). 
 
The bandwidth of the converter is the frequency at which the gain of the total 
closed loop system crosses over 0 dB and the phase at this point is the phase margin. For 
this operating point, the bandwidth and phase is: 
  BW = 147.4kHz 
  PM = 70.06 deg 
 
This means that a transient at this operating point will regulate the output voltage 
quickly, because of the large bandwidth, with little voltage swing because the phase 
margin is greater than 45 degrees. 
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Using the stability optimization technique we can see an improvement in the 
converter’s transient response. 
 
Figure 6.2 shows the bode plot without a feed forward capacitor. 
 Lo = 18uH 
 Co = 4.7uF 
 R1 = 300kOhms 
 R2 = 240kOhms 
 Cff = 0pF 
 
 
Figure 6.2: Frequency response of the total system (red), output filter (blue), and feedback network (orange) 
with no feed forward capacitor. 
The bandwidth and phase margin can be determined to be 
  BW = 126.4kHz 
  PM = 79.83 deg 
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Because there is no feed forward capacitor, there is no phase boost as indicated by 
the flat phase line at 0 degrees for all frequencies in Figure 6.2. The bandwidth of the 
converter decreased while the phase margin increased. This improves the swing of the 
output voltage at the expense of a slower converter. Even so, this is a stable operating 
point.  
Using Equation 5.7 the optimized feed forward capacitor is calculated to be 
6.3pF. Figure 6.3 shows the bode plot from using the same output filter with the new feed 
forward capacitor.  
 Lo = 18uH 
 Co = 4.7uF 
 R1 = 300kOhms 
 R2 = 240kOhms 
 Cff = 6.3pF 
 
 
Figure 6.3: Frequency response of the total system (red), output filter (blue), and feedback network (orange) 
with optimized feed forward capacitor 
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The optimized feed forward capacitor places the phase boost directly over the 
crossover frequency of the converter where it is needed most as opposed to Figure 6.1 
where the phase boost occurs before crossing over. There is an improvement in the 
system’s stability compared to the recommended feed forward capacitor value where 
both bandwidth and phase margin increased. 
BW = 146.9kHz 
  PM = 76.57 deg. 
 
At the recommended ranges, the stability will be stable. This optimization 
technique is geared toward values where the phase margin is not more than 45 degrees 
and extra phase is needed. Therefore, for an output filter outside the recommended range 
must be explored. For an operating point at the following, the bode plot is shown in 
Figure 6.4: 
 Lo = 68uH 
 Co = 10uF 
 R1 = 300kOhms 
 R2 = 240kOhms 
 Cff = 0pF 
 
50 
 
 
Figure 6.4: Moving the output filter out of the datasheets recommended range with no feed forward capacitor. 
 
Figure 6.4 shows the bode plot at an output filter not recommended by the 
datasheet. The increase of the output inductor and capacitor decreased the corner 
frequency of the output filter and therefore decreased the bandwidth of the converter. The 
bandwidth and phase margin can be obtained as 
BW = 25.9kHz 
  PM = 40.79 deg 
 
The phase margin is unacceptable for converter design. Even with a slow 
converter, the phase margin must at least be greater than 45 degrees to ensure system 
stability. 
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From this bandwidth, the optimized feed forward capacitor can be calculated to be 
30.7pF. Figure 6.5 shows the bode plot at this capacitance. 
 
 
Figure 6.5: Improved performance for an output filter outside the recommended range. 
 
The bandwidth and phase margin can be obtained as 
BW = 35.2kHz 
  PM = 49.10 deg 
 
The feed forward capacitor increased the bandwidth of the converter. In addition, 
the converter is stable with the increased phase margin. Figure 6.5 shows that the phase 
boost serves to prevent the phase from moving even lower near the crossover frequency. 
As a result, the phase flattens and keeps it steady while the gain goes to zero.  
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This optimization process can be modeled for a wide range of output inductors 
and capacitors. Table 6-1 shows the bandwidth and phase margins for an inductor range 
of 0.22uH to 100uH and an output capacitor range of 0.22uF to 100uF. In addition, Table 
6-1 also shows the calculated feed forward capacitor needed to optimize converter 
stability. The box in the middle of each table is the datasheet’s recommended range. 
Despite the various converter bandwidths, there is more interest in the phase margin that 
meets converter stability requirements. The highlighted areas in Table 6-1(b) shows that 
the requirements can be met outside the recommended range of output filters. These 
highlighted areas have phase margins greater than 45 degrees. 
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Table 6-1: Ideal model of (a) bandwidth, (b) phase margin, (c) calculated feed forward capacitor for stability 
optimization at different ranges of output filter. 
BW with Cff (Hz) 
                    
Lo(uH)/Co(uF) 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 22860000 15610000 10660000 7122000 4766000 3077000 1611000 461300 88090 26450 
0.47 15580000 10600000 7169000 4688000 3003000 1771000 771200 285900 87040 26450 
1 10610000 7156000 4759000 2997000 1787000 946900 384900 184500 82700 26400 
2.2 7043000 4668000 2994000 1752000 944100 464600 197700 117300 70720 26020 
4.7 4667000 2985000 1791000 949300 477300 235300 111900 76170 53940 24540 
10 2993000 1792000 978300 482200 241700 126200 67750 49960 38310 20960 
18 2027000 1128000 579800 283000 146900 81790 47310 36210 28720 17210 
33 1279000 663700 333800 167400 92130 54630 33330 26140 21190 13460 
68 685200 343500 176900 94860 56150 35200 22380 17870 14730 9788 
100 482200 243100 129000 72100 44070 28220 18220 14650 12160 8229 
(a) 
PM with Cff (Deg) 
                    
Lo/Co 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 15.16 22.03 31.91 46.69 66.60 93.15 130.81 159.04 144.65 121.08 
0.47 15.12 21.94 31.75 46.42 66.11 92.15 128.03 148.04 140.62 119.89 
1 17.23 24.92 35.84 51.72 71.62 94.73 122.51 134.70 132.51 117.37 
2.2 22.00 31.56 44.66 61.94 79.58 95.60 112.41 118.14 118.34 111.74 
4.7 29.56 41.69 56.71 72.41 83.71 91.53 98.20 100.25 101.07 101.19 
10 40.43 54.77 68.70 78.25 81.92 82.19 81.63 81.89 82.63 85.27 
18 50.99 65.04 74.81 78.34 76.57 72.30 68.73 68.13 68.40 70.77 
33 62.40 72.96 76.91 74.62 68.34 61.39 56.30 54.96 54.48 55.22 
68 73.31 77.08 74.31 66.40 57.15 49.10 42.95 40.68 39.14 37.00 
100 77.03 77.05 71.10 61.18 51.35 43.10 36.39 33.59 31.45 27.68 
 (b)  
Cff (F) 
                    
Lo/Co 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 3.48E-14 5.10E-14 7.47E-14 1.12E-13 1.67E-13 2.60E-13 5.07E-13 5.50E-12 2.50E-11 6.61E-11 
0.47 5.11E-14 7.52E-14 1.11E-13 1.70E-13 2.66E-13 4.54E-13 1.09E-12 6.50E-12 2.50E-11 6.60E-11 
1 7.51E-14 1.11E-13 1.68E-13 2.67E-13 4.50E-13 8.60E-13 2.29E-12 8.42E-12 2.51E-11 6.60E-11 
2.2 1.13E-13 1.71E-13 2.67E-13 4.58E-13 8.61E-13 1.80E-12 4.86E-12 1.17E-11 2.56E-11 6.60E-11 
4.7 1.71E-13 2.68E-13 4.48E-13 8.56E-13 1.75E-12 3.75E-12 9.34E-12 1.67E-11 2.79E-11 6.64E-11 
10 2.67E-13 4.48E-13 8.30E-13 1.73E-12 3.62E-12 7.56E-12 1.62E-11 2.40E-11 3.37E-11 6.88E-11 
18 3.96E-13 7.18E-13 1.42E-12 3.04E-12 6.30E-12 1.24E-11 2.35E-11 3.19E-11 4.16E-11 7.45E-11 
33 6.31E-13 1.24E-12 2.55E-12 5.42E-12 1.07E-11 1.94E-11 3.32E-11 4.29E-11 5.34E-11 8.63E-11 
68 1.20E-12 2.47E-12 5.09E-12 1.04E-11 1.87E-11 3.07E-11 4.86E-11 6.07E-11 7.35E-11 1.10E-10 
100 1.73E-12 3.59E-12 7.28E-12 1.42E-11 2.43E-11 3.84E-11 5.91E-11 7.29E-11 8.74E-11 1.27E-10 
(c) 
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This optimization technique is capable of stabilizing converters outside of the 
recommended output filter range. Although, Table 6-1 shows that at extreme output 
inductor and capacitor values, the converter is unstable. At very low values such as 
Lo=0.22uH and Co=0.22uF. The bandwidth of the converter is very large such that it is 
far away from the DCS-Control phase as shown in Figure 6.6. At these high frequencies, 
all that is left is the double pole roll-off and a phase margin dictated by the output filter. 
Not even the phase boost coming from the feedback network can compensate. 
 
 
Figure 6.6: Frequency response at extremely low output filter. 
 
On the other extreme, at very high values such as Lo=100uH and Co=100uF. The 
bandwidth of the converter is very low such that it creates a dominant pole in the entire 
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control loop as shown in Figure 6.7.  Like with low output filter values, the dominant 
pole is dictated by the output filter. The double pole roll-off is what starts the phase low 
at low frequencies. Not even the phase boost coming from the feedback network can 
compensate. 
These extreme examples describe the extent at which this technique can optimize 
the stability of the converter for the ideal case. Introducing additional parasitic 
inductance, capacitance, and resistance will present further limitations to converter 
stability. 
 
 
Figure 6.7: Frequency response at extremely high output filter. 
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6.2 Optimization Limitations and PCB Parasitics 
Motivation for investigating PCB parasitics in the control loop of the converter 
stems from the simple example shown in Figure 6.8 of the feedback network with stray 
capacitance to ground possibly from a PCB pad to ground plane. 
 
 
 
Figure 6.8: Feedback network with stray capacitance. 
 
The transfer function for this circuit can be calculated as 
!#,4"   1  '--Q1  Q  'QV--  !#,4"W
                                                    &6 6 1( 
where the pole and zero are the following: 
NZicjkl   12PQ--                                                                                            &6 6 2( 
N2icjkl   12PV--  !#,4"W QQ  
                                                                 &6 6 3(       
   
Cff 
Vout 
Vfb 
Cstray 
C1 
C2 
R1 
R2 
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Depending on the value of C2 or stray capacitance, it may place the pole at the 
frequency where there is a zero thereby preventing a phase boost at the desired 
frequency. In addition, with a large enough stray capacitance or small enough feed 
forward capacitor, the feedback network may yield a dominant pole and decrease the 
phase margin of the converter. These scenarios are very likely using the optimization 
technique. Small values in the output filter will create high bandwidth frequencies and 
subsequent small values of feed forward capacitance on par with PCB stray capacitance 
rendering the phase boost useless and causing possible instability in the converter.  
Because the PCB is plagued with parasitics, all possible inductance, capacitance, 
and resistance in the output filter and feedback network must be investigated. 
 
6.3 Non-Ideal Modeling of the TPS62120 Stability Optimization 
Figure 6.9 shows the circuit model of the output filter and feedback network along 
with possible PCB parasitics that may affect the stability of the converter. 
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(a) 
 
(b) 
Figure 6.9: Non-ideal circuit model of the (a) output filter and (b) feedback network. 
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PCB parasitic trace inductance and resistance is calculated from the electrical 
properties of the copper and its geometry as described in Chapter 3. PCB parasitic pad 
capacitance is calculated from the electrical properties of the dielectric FR-4 material and 
its geometry also described in Chapter 3. Table 6-2 shows the electrical properties of the 
PCB the average geometries of the traces and pads, and the calculated parasitic values for 
a PCB board layout that will be discussed in the next chapter. 
 
Table 6-2: PCB parasitic calculations. 
Parasitic      Mechanical/Electrical Parameters   Parasitic Value 
Rtrace Height (mm) 0.04318 5.34 mΩ 
  Length (mm) 10.6   
  Width (mm) 4.5   
  Copper Resistivity (Ohm-cm) 1.7x10-6   
Ltrace Height (mm) 0.04318 5.4 nH 
  Length (mm) 10.6   
  Width (mm) 4.5   
Cpad k (FR-4) 4.2-5.0 0.4 pF 
  Area (mm^2) 14.4   
  Distance (mm) 1.57   
 
Figure 6.10 shows the bode plot of the transfer function for the output filter with 
the PCB parasitics from Table 6-2 (orange) compared to a lossless output filter (red) and 
an output filter with ESR-resistance of the capacitor and DCR-resistance of the inductor 
(blue). 
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Figure 6.10: Bode plot comparing PCB parasitic output filter with an ideal and lossy output filter. 
 
The model of the output filter with PCB parasitics shows no significant change in 
gain and phase compared to the output filter with ESR and DCR except at high 
frequencies. From a design standpoint, PCB parasitics in the output filter do not have to 
be taken into account because the crossover frequency will not exceed 1 megahertz 
unless the switching frequency of the converter is tens of megahertz which have yet to be 
realized in power applications because of high switching losses, lower efficiencies, EMI, 
and noise. 
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Figure 6.11: Bode plot comparing the feedback network with parasitics compared with an ideal feedback 
network both with no feed forward capacitor. 
 
Figure 6.11 shows the bode plot of the transfer function for the feedback network 
with the PCB parasitics from Table 6-2 (blue) without a feed forward capacitor compared 
to the ideal feedback network also without a feed forward capacitor (red). Because there 
is no feed forward capacitor, it is expected not to have a phase boost as shown in the flat 
lines in the ideal case. However, in the nonideal case, PCB parasitics create a dominant 
zero thus increasing the phase boost. This is unexpected given the simple example in 
Figure 6.8. This suggests the phase margin may increase for converter bandwidths around 
the parasitic phase boost frequency. Also, the phase boost may increase the phase more 
than the ideal. However, this phase boost is based on the PCB parasitics and is fixed at a 
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specific frequency unlike the feed forward capacitor that can vary the phase boost across 
different frequencies. 
Table 6-3 shows the bandwidth and phase margins implementing the optimization 
technique with the parasitic models for an inductor range of 0.22uH to 100uH and an 
output capacitor range of 0.22uF to 100uF. In addition, Table 6-1 also shows the 
calculated feed forward capacitor needed to optimize converter stability. The box in the 
middle of each table is the datasheet’s recommended range. As suggested, there is a 
wider range of output filter components that allow for a more stable converter because of 
the phase boost from the PCB parasitics and the additional feed forward capacitor. Areas 
where the bandwidth of the converter is away from the parasitic phase boost such as the 
low inductor and low capacitor range should not be affected. However, it is interesting 
that the phase margin has decreased instead of staying the same for these low output filter 
components. This can be explained by analyzing the feedback network’s contributions to 
the closed loop system of the converter. 
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Table 6-3: Non-ideal model of (a) bandwidth, (b) phase margin, (c) calculated feed forward capacitor for 
stability optimization at different ranges of output filter. 
BW with Cff (Hz) 
                    
Lo(uH)/Co(uF) 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 22250000 15170000 10310000 6812000 4452000 2713000 1144000 235700 65250 20700 
0.47 15370000 10440000 7051000 4589000 2912000 1687000 697500 206400 65030 20700 
1 10530000 7103000 4723000 2976000 1787000 969300 393400 160000 63870 20700 
2.2 7015000 4654000 2994000 1775000 990900 508200 209000 111200 59240 20600 
4.7 4659000 2992000 1820000 1002000 528000 262600 117500 74880 49290 20090 
10 3001000 1822000 1032000 534900 272100 138300 70100 49860 36870 18390 
18 2052000 1178000 636600 319100 163300 87580 48510 36310 28200 15930 
33 1325000 722000 375800 187300 99890 57230 33940 26270 21030 12910 
68 743700 386600 198500 103200 59130 36230 22660 17960 14710 9606 
100 535700 274500 142900 77100 45860 28850 18400 14730 12160 8133 
(a) 
PM with Cff (Deg.) 
          
Lo/Co 0.22 0.47 1 2 5 10 22 33 47 100 
0.22 13.95 20.29 29.46 43.41 62.75 90.03 132.39 156.37 141.05 117.45 
0.47 14.13 20.51 29.71 43.60 62.56 88.43 126.96 149.06 138.69 116.72 
1 16.23 23.45 33.70 48.61 67.40 90.31 122.75 138.48 133.71 115.15 
2.2 20.78 29.72 41.86 57.71 74.50 92.75 116.11 124.38 123.55 111.59 
4.7 27.87 39.04 52.59 67.12 80.11 92.33 104.69 108.09 108.54 104.41 
10 37.87 50.69 63.34 74.34 81.90 86.38 89.21 90.12 90.79 91.61 
18 47.32 59.79 70.08 77.11 79.23 77.95 76.08 75.88 76.29 78.12 
33 57.38 67.78 74.59 76.24 72.83 67.30 62.83 61.75 61.52 62.52 
68 67.95 74.41 75.35 70.32 62.19 54.27 48.21 46.11 44.81 43.28 
100 72.61 76.16 73.60 65.63 56.14 47.71 40.97 38.31 36.37 33.23 
 (b) 
Cff (F) 
                    
Lo/Co 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 3.58E-14 5.25E-14 7.72E-14 1.17E-13 1.79E-13 2.94E-13 7.22E-13 1.19E-11 3.27E-11 8.13E-11 
0.47 5.18E-14 7.62E-14 1.13E-13 1.74E-13 2.74E-13 4.76E-13 1.21E-12 1.20E-11 3.27E-11 8.12E-11 
1 7.56E-14 1.12E-13 1.69E-13 2.68E-13 4.49E-13 8.37E-13 2.22E-12 1.25E-11 3.27E-11 8.12E-11 
2.2 1.13E-13 1.71E-13 2.66E-13 4.51E-13 8.17E-13 1.63E-12 4.50E-12 1.44E-11 3.28E-11 8.11E-11 
4.7 1.71E-13 2.67E-13 4.40E-13 8.07E-13 1.56E-12 3.27E-12 8.73E-12 1.84E-11 3.39E-11 8.12E-11 
10 2.66E-13 4.40E-13 7.83E-13 1.54E-12 3.13E-12 6.64E-12 1.56E-11 2.51E-11 3.80E-11 8.23E-11 
18 3.90E-13 6.84E-13 1.28E-12 2.64E-12 5.46E-12 1.12E-11 2.29E-11 3.27E-11 4.46E-11 8.57E-11 
33 6.07E-13 1.13E-12 2.22E-12 4.69E-12 9.52E-12 1.81E-11 3.27E-11 4.34E-11 5.55E-11 9.44E-11 
68 1.09E-12 2.16E-12 4.40E-12 9.15E-12 1.73E-11 2.96E-11 4.83E-11 6.11E-11 7.48E-11 1.15E-10 
100 1.53E-12 3.10E-12 6.33E-12 1.28E-11 2.29E-11 3.74E-11 5.88E-11 7.33E-11 8.83E-11 1.31E-10 
(c) 
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Figure 6.12 shows the bode plot of the converter (red) operating at a low 
bandwidth and uses the optimized feed forward capacitance. The external components are 
represented as the output filter in blue and the feedback network in orange. The gains are 
the solid lines while the phases are the thin lines. 
Lo = 46uH 
 Co = 68uF 
 R1 = 300kOhms 
 R2 = 240kOhms 
 Cff = 74.79pF 
 
 
Figure 6.12: Bode plot of total closed loop (red), output filter (blue), and feedback network (orange) with PCB 
parasitics operating at low bandwidths 
 
At large values of the output filter’s inductor and capacitor, the closed loop 
system benefits by having phase boosts coming from both the feed forward capacitor and 
the PCB parasitics. This increases the phase margin enough for stability. 
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BW = 14.7 kHz 
 PM = 44.80 deg 
 
Compared to Table 6-1, the above results show the ideal model has less stability at this 
operating point. 
BW = 14.7 kHz 
 PM = 39.14 deg 
 
Figure 6.13 shows the bode plot with a low inductor and capacitor and operating at high 
bandwidths. 
Lo = 0.22uH 
 Co = 2.2uF 
 R1 = 300kOhms 
 R2 = 240kOhms 
 Cff = 0.12pF 
 
 
Figure 6.13: Bode plot of total closed loop (red), output filter (blue), and feedback network (orange) with PCB 
parasitics operating at high bandwidths 
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At low output filter inductors and capacitors, Table 6-3 shows a decrease in phase 
margin suggesting the feed forward capacitor did not aid in increasing the phase of the 
converter. Figure 6.13 shows that this presumption is correct. The parasitic phase boost 
can be seen; however, at high frequencies, the phase boost from the feed forward 
capacitor is non-existent. As a result, the phase margin decreased and does not meet 
stability requirements. 
BW = 6.8 MHz 
 PM = 43.50 deg 
 
Table 6-1 shows the ideal model with more stability at this operating point. 
BW = 7.1 MHz 
 PM = 46.7 deg 
 
Figure 6.14 further investigates the effects of the feed forward capacitor in the 
parasitic model of the feedback network (blue). This is compared to the ideal feedback 
network model (red). At low frequencies the parasitic model includes the phase boost. As 
the feed forward capacitor decreases, the zero frequency increases moving the phase 
boost towards the parasitic phase boost thus increasing its peak phase. This continues 
until the zero frequency of the feed forward capacitor reaches the zero frequency of the 
PCB parasitics after which the feed forward capacitor gain and phase is ineffective.  
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(a) Cff = 100 pF 
 
(b) Cff = 20 pF 
 
 
(c) Cff = 1 pF 
Figure 6.14: Observing the effects of the feed forward capacitor in the parasitic model. 
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The ineffectiveness of the feed forward capacitor at high frequencies in the PCB 
parasitic model of the converter can be attributed to its small value that is comparable to 
the feedback network’s parasitics as suggested in the simple stray capacitance model. 
However, instead of creating a parasitic pole that cancels the zero of the feed forward 
capacitor, the feed forward capacitor may be so small that its value is insignificant 
feedback network’s transfer function. 
System modeling for both ideal and non-ideal external components reveals 
improvement in stability at low bandwidth frequencies and decreased phase margins at 
high bandwidth frequencies. In order to verify the validity of these theoretical models, 
experimental data must be obtained. 
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Chapter 7 : PCB Design and Testing 
Verifying the effects of the PCB parasitics on converter stability and optimization 
involves measuring the frequency response of the closed loop system. This chapter 
discusses the PCB design of the converter and the laboratory setup to test the closed loop 
system. The TPS62120 is used as the system under test at the operating conditions 
described in Chapter 5. 
 
7.1 PCB design 
Figure 7.1 shows the circuit of the TPS62120 buck converter that will be used for 
measuring the control loop of the system. The circuit is similar to the typical circuit 
application shown in Figure 5.1. The extra output filter capacitors are added to allow for 
a large range of different sizes as the capacitance varies. The 50 ohm resistor Rbreak is 
used to break the feedback loop of the system so that an AC signal can be injected in the 
control loop to analyze its stability. 
 
Figure 7.1: Typical application circuit schematic of the TPS62120 [39]. 
 
70 
 
Figure 7.2 shows the PCB layout of the circuit shown in Figure 7.1. The PCB 
layout consists of the two layers and the entire board contains three of the same circuits. 
The top two circuits in Figure 7.2c are the same circuits shown in Figure 7.2a and Figure 
7.2b. These can be considered a typical design layout that a designer would create. On the 
other hand, the layout on the bottom contains long trace lengths and large capacitive 
pads. This layout is a poorly made design that is infected with a larger amount of PCB 
parasitics. Unfortunately, the effects of this layout will not be used to measure the 
converter’s stability. Instead, the typical design layout that a designer would create will 
be under test. Figure 7.3 shows the fully assembled circuit. 
71 
 
  
(a)       (b) 
 
(c) 
Figure 7.2: PCB layout of the TPS62120 with its (a) top layer (b) bottom layer and (c) entire board. 
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(a) 
 
(b) 
Figure 7.3: (a) Final PCB assembly and (b) populated board. 
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7.2 Test Setup 
Experimental measurements involve measuring the frequency response of the 
closed loop system to determine the bandwidth and phase margin of the converter. Figure 
7.4 shows the block diagram test setup to accomplish this and Figure 7.5 shows the actual 
experimental setup in lab. 
 
 
Figure 7.4: Experimental lab set up of the TPS62120. 
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Figure 7.5: Laboratory set up. 
 
The 12 volt power supply supplies power to the converter with an output voltage 
of 1.8 volts operating under full load conditions at 75mA using a resistive load box to 
minimize noise during AC excitation. The oscilloscope is used to see the AC signal and 
its integrity at various parts of the circuit at different frequencies. Multimeters are used to 
monitor the input and output voltages and currents. To vary output the inductors and 
capacitor and change the feed forward capacitor, a heat gun and soldering iron is used 
close by for quick adjustments. 
AC excitation is done using the Venable Instrument’s frequency analyzer and the 
frequency response is calculated using Venable Instrument’s bode box. Figure 7.6 shows 
how the AC signal is injected into the control loop. A resistor is inserted into the 
75 
 
feedback loop and is AC coupled to an oscillator through a capacitor and transformer. 
This converts the resistor into a floating sinusoidal error voltage in series with the 
feedback loop and modulates the operating point of the entire circuit. 
 
 
Figure 7.6: Frequency response analyzer technique for injecting AC signal 
 
The frequency response analyzer sweeps the frequency of the oscillator. Direct 
connections to Channel 1 and Channel 2 allow for signal acquisition to measure changes 
in amplitude and phase differences to plot the gain and phase of the converter.  
 
 
7.3 Data Acquisition 
  Figure 7.7 shows a typical gain and phase plot acquired from the frequency 
response analyzer. This operating point is at the datasheet’s recommended external 
components. 
 Lo = 18uH 
 Co = 4.7uF 
 R1 = 300kOhms 
 R2 = 240kOhms 
 Cff = 22pF 
76 
 
The bandwidth and phase margin are measured to be: 
BW = 73.6 kHz 
 PM = 71.78 deg 
 
 
Figure 7.7: Frequency response measurement at datasheet’s recommended external component values. 
 
Figure 7.8 compares the measured bode plot to our (a) ideal model and (b) non 
ideal model. 
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(a) 
 
(b) 
 
Figure 7.8: Experimental data compared to (a) ideal and (b) non-ideal model at datasheets recommended 
external component values. 
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At recommended range, the shape of the ideal and non-ideal models follow the 
experimental data. The values of the gain are close to the data while the phase is slightly 
higher. An operating point out of the recommended range is what we’re more interested 
in for this thesis. Therefore, at an operating point of 
Lo = 68uH 
 Co = 47uF 
 R1 = 300kOhms 
 R2 = 240kOhms 
 Cff = 0pF 
 
the experimental bode plot with the (a) ideal and (b) non-ideal model is shown in Figure 
8.9. The models are much like the previous operating point compared to the data. the gain 
follows the data close except this time the phase is slightly lower. The sudden drop in 
phase for the experimental data may be attributed to the converter itself where the 
injected signal frequency may be exceeding the bandwidth of the error amplifier in the 
compensation of the TPS62120. 
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(a) 
 
(b) 
Figure 7.9: Experimental data compared to (a) ideal and (b) non-ideal model at external component values out 
of the datasheets recommended range. 
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Like system modeling, the output inductor and capacitor in our experimental set 
up will be varied and the stability of the converter will be optimized using the optimized 
feed forward capacitor. Table 7-1 shows the bandwidth and phase margins for an inductor 
range of 0.22uH to 100uH and an output capacitor range of 0.22uF to 100uF. In addition, 
Table 7-1 also shows the calculated feed forward capacitor needed to optimize converter 
stability. The box in the middle of each table is the datasheet’s recommended range. 
Despite the various converter bandwidths, there is more interest in the phase margin that 
meets converter stability requirements. The highlighted areas in Table 7-1(b) shows that 
the stability requirements are met and have phase margins greater than 45˚. The pink 
regions represent an operating point where the converter is not regulating at the designed 
output voltage. Therefore, these data points are omitted from analysis.  
In terms of stability, the data show that it is possible to have an output filter 
outside the recommended range of the datasheet and have adequate phase margin for a 
stable converter. The diagonal across the table is similar to the ideal and non-ideal 
models. However, there are areas that do not meet stability requirements such as the pink 
areas where the converter does not regulate. Three issues that may account for this is the 
bandwidth criteria discussed in Chapter 4, the converter operating at discontinuous 
conduction mode (DCM), and large output voltage ripple. The Nyquist criteria that must 
be satisfied is the converter’s bandwidth must be at most 50% of the switching frequency. 
Typically designers add an extra cushion of 10-30% to assure that the converter will not 
encounter aliasing effects and possible instability. At such low values of inductance and 
capacitance at this pink area, the bandwidths of the model are as high as the megahertz 
range while the switching frequency of the converter is only 800 KHz. This effect may be 
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also accounting for the areas of white that have less or do not have phase margins above 
45 degrees while the models do. In addition, such low values of inductance may be 
causing the converter to operate in DCM. Low inductance means a large inductor current 
ripple. The ripple may be so large that the current can discharge to zero for a given load. 
At this point, the output voltage does not follow CCM calculations and the transfer 
function of the converter changes which means the frequency response system modeling 
may not be accurate at low inductor values. The critical inductance of the converter can 
be calculated 
%/3   &1 6 ?(0*4.2N                                                                                        &7 6 1( 
%/3   &1 6
1.812 ( 1.80.075 2&800000(  10 μ                                                                &7 6 2( 
This means that values below 10uH will yield a converter operating under DCM. 
Lastly, low output capacitance can create a large output voltage ripple. The capacitor acts 
as a way for the current ripple to not flow through the output of the converter. The larger 
the capacitance, the more ripple it can filter out. The minimum capacitance for a 5% 
output voltage ripple is 
%/3   1 6 ?8 n  n N5%                                                                                          &7 6 3( 
%/3   1 6
1.8128 n 10μ n 8000005%  0.33μ                                                     &7 6 4( 
 
This means that below 0.33 uF will yield a larger output voltage ripple that may 
change the overall DC output voltage. 
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Table 7-1: Experimental data of (a) bandwidth, (b) phase margin, (c) calculated feed forward capacitor for 
stability optimization at different ranges of output filter. 
BW with Cff 
          
Lo/Co 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 
        107000 115700 58650 63260 39410 28980 
0.47 
        114500 98020 65040 68920 32940 29400 
1 
        103300 120000 65080 67270 32640 22930 
2.2 
    187300 164700 126000 119600 68150 91670 29780 23510 
4.7 347800 279700 206200 195800 206500 157300 70060 103300 41500 25270 
10 306400 297500 291100 263300 213900 138900 63030 65660 31640 24310 
18 621000 498500 305500 188200 111700 87680 49090 53380 27690 18140 
33 552900 357800 209500 136500 88990 58970 33320 34780 23000 18420 
68 359800 216100 136800 92540 64480 43070 27810 27960 16670 12810 
100 283500 173100 105400 79080 52390 36560 21860 22650 13990 11990 
(a) 
PM with Cff 
          
Lo/Co 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 
        99.10 98.87 89.33 84.86 88.79 101.90 
0.47 
        95.26 95.17 102.00 101.50 109.40 112.40 
1 
        85.40 99.79 103.20 107.10 116.30 117.90 
2.2 
    78.15 90.02 87.72 84.04 99.06 73.87 119.60 115.60 
4.7 30.78 73.75 65.14 55.60 44.55 60.15 77.06 79.46 120.40 125.60 
10 74.44 63.85 59.19 61.61 55.93 45.87 69.07 68.57 95.57 104.00 
18 2.05 34.94 53.08 56.63 54.55 51.28 57.83 55.33 73.60 85.74 
33 17.80 50.67 57.30 55.26 48.66 47.59 50.82 51.30 63.59 68.33 
68 50.51 57.14 54.46 48.14 42.90 42.20 38.65 39.58 53.12 58.88 
100 50.96 53.34 48.53 44.02 41.78 41.16 40.75 41.66 50.32 53.20 
(b) 
Cff Calc 
          
Lo/Co 0.22 0.47 1 2.2 4.7 10 22 33 47 100 
0.22 
        6.76E-12 1.27E-11 5.21E-11 5.12E-11 3.45E-11 3.24E-11 
0.47 
        9.83E-12 1.03E-11 1.66E-11 1.59E-11 1.91E-11 3.27E-11 
1 
        7.5E-12 8.72E-12 1.74E-11 1.59E-11 2.92E-11 3.53E-11 
2.2 
    4.32E-12 4.86E-12 5.04E-12 1.22E-11 4.96E-11 5.06E-11 2.73E-11 3.82E-11 
4.7 2.15E-12 2.94E-12 3.43E-12 3.47E-12 4.2E-12 1.41E-11 4.71E-11 4E-11 1.79E-11 2.7E-11 
10 1.38E-12 2.65E-12 2.73E-12 3.36E-12 3.89E-12 7.73E-12 1.44E-11 1.27E-11 2.26E-11 2.86E-11 
18 1.54E-12 1.71E-12 2.72E-12 4E-12 6.99E-12 1.23E-11 2.36E-11 2.24E-11 3.74E-11 4.53E-11 
33 1.54E-12 2.43E-12 3.89E-12 6.4E-12 1.11E-11 1.86E-11 3.5E-11 3.24E-11 5.21E-11 6.86E-11 
68 2.56E-12 3.76E-12 6.55E-12 1.07E-11 1.98E-11 2.68E-11 8.5E-11 9.07E-11 7.4E-11 9.19E-11 
100 3.31E-12 5.24E-12 8.52E-12 1.36E-11 2.39E-11 4.46E-11 1.01E-10 9.19E-11 9.71E-11 1.23E-10 
(c) 
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For the operating points that were stable, the phase margin increased, particularly 
in low bandwidths, compared to the ideal and non-ideal model which is why high output 
inductors and high capacitors showed stability. This means a modified non-ideal model 
that increases PCB parasitics will move the parasitic phase boost to lower frequencies, as 
shown in Figure 7.10, and may show a more accurate model. 
 
Figure 7.10: Effects of parasitic capacitance on the parasitic phase boost. 
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7.4 Modified Non-Ideal System Modeling 
The increase in phase margin in the experimental data at lower bandwidth 
frequencies suggests that there may be PCB parasitics that are not accounted for in the 
calculations in Chapter 6. Typically, it is common to assume a PCB parasitic capacitance 
of up to 5 pF [40]. Figure 7.11 shows the modified non-ideal model with the 
experimental data comparing Figure 7.8 and Figure 7.9. Increasing the non-ideal model 
of the capacitance to 5 pF improves the accuracy of the frequency response. Unlike 
Figure 7.8 and Figure 7.9, the phase margin is closer to the experimental data.  
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(a) 
 
(b) 
Figure 7.11: Modified non-ideal model on increasing parasitic capacitance compared to experimental data and 
nominal and low bandwidths. 
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The modified non-ideal model suggests that there is parasitic capacitance that is 
not accounted for. These other sources may include package lead capacitance, trace-trace 
capacitance, pad-trace capacitance, and soldering capacitance. Including these parasitics 
into the model along with their relating parasitic inductances and resistances will yield a 
higher order model and possibly a more accurate model. 
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Chapter 8 : Conclusion 
Load transients are prevalent in every electronic device including semiconductor 
memory, card readers, microprocessors, disc drives, piezoelectric devices, and digitally 
based systems. They are capable of producing voltage stress and introducing noise thus 
compromising the protection of the system and degrading device functionality which can 
be a serious issue for medical, military, telecom, and computing applications.  
 
In order to avoid damage to the device, a system feedback control loop must be 
implemented to regulate any output voltage deviations to the converter. How effectively 
the converter stabilizes the output voltage depends on the type of control topology and its 
compensation. Compensation design can quickly become time consuming and complex 
depending on the application. Integrated DC-DC converters minimize design and 
complexity by incorporating compensation design in the chip. Using an integrated 
converter constrains design flexibility and therefore limits the available external 
components of the integrated converter to values suggested by the datasheet. 
 
This thesis extends the limitations set by the datasheet with a stability 
optimization technique by use of feed forward capacitor and pole-zero placement that 
allows for design flexibility and maintains stability converter requirements.  
 
Ideal system modeling shows that this optimization technique increases design 
flexibility and stability by allowing a broader range of external components with larger 
phase margins. However, PCB parasitics may compromise the stability of the converter 
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by adding poles and zeros that negate the phase boost effects of the feed forward 
capacitor.  
 
The non-ideal system model that includes PCB trace resistant, trace inductance, 
and pad capacitance into the system modeling of the control loop show a dominant zero 
in the feedback network which relate to a parasitic phase boost. This parasitic phase boost 
along with the feed forward capacitor phase boost produces larger phase margins, higher 
stability, and more flexibility in integrated converter design. However, the non-ideal 
model shows that the phase boost from the feed forward capacitor is only effective at 
high output filter inductances and capacitances or lower bandwidths and is ineffective at 
low output filter inductances and capacitances or high bandwidths due to relatively small 
magnitude of the feed forward capacitance compared to the PCB parasitics.  
 
The experimental data on the TPS62120 buck converter is DCS-control shows 
that the optimization technique allows design flexibility and a broader range of external 
components with phase margins that meet converter stability requirements. The non-ideal 
model is correct in that the data show higher phase margins than the ideal model. 
However, the amount of which the phase margin increases was not accurately shown by 
both ideal and non-ideal models. The data showed higher phase margins at low 
bandwidths which suggest a parasitic phase boost at lower frequencies. This can be 
modeled by increasing the PCB parasitic capacitance of the non-ideal model. 
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The modified non-ideal model shows more accuracy compared to the 
experimental data. This indicates that there is PCB parasitics that is unaccounted for. 
Modeling the non-ideal model to high orders may yield even more accuracy and insight 
into PCB effects on the stability of DC-DC converters and optimization of integrated 
compensation.  
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